PIC16F876A-I/ML【PDF 38/234 页】IC MCU FLASH 8KX14 A/D 28QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3832

34页 35页 36页 37页 [38页]39页 40页 41页 42页

PIC16F87XA

DS39582B-page 130

2003 Microchip Technology Inc.

11.1

A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy,

the charge holding capacitor (CHOLD) must be allowed

to fully charge to the input channel voltage level. The

analog input model is shown in Figure 11-2. The source

impedance (RS) and the internal sampling switch

impedance (RSS) directly affect the time required to

charge the capacitor CHOLD. The sampling switch

(RSS) impedance varies over the device voltage (VDD);

see

Figure 11-2.

The

maximum

recommended

impedance for analog sources is 2.5 k

. As the

impedance is decreased, the acquisition time may be

decreased. After the analog input channel is selected

(changed), this acquisition must be done before the

conversion can be started.

calculate

the

minimum

acquisition

time,

Equation 11-1 may be used. This equation assumes

that 1/2 LSb error is used (1024 steps for the A/D). The

1/2 LSb error is the maximum error allowed for the A/D

to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see

the PICmicro Mid-Range MCU Family Reference

Manual (DS33023).

EQUATION 11-1:

ACQUISITION TIME

FIGURE 11-2:

ANALOG INPUT MODEL

TACQ

Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient

TAMP + TC + TCOFF

s + TC + [(Temperature – 25°C)(0.05 s/°C)]

CHOLD (RIC + RSS + RS) In(1/2047)

- 120 pF (1 k

+ 7 k + 10 k) In(0.0004885)

16.47

s + 16.47 s + [(50°C – 25°C)(0.05 s/°C)

19.72

Note 1: The reference voltage (VREF) has no effect on the equation since it cancels itself out.

2: The charge holding capacitor (CHOLD) is not discharged after each conversion.

3: The maximum recommended impedance for analog sources is 2.5 k

. This is required to meet the pin

leakage specification.

CPIN

ANx

5 pF

VDD

VT = 0.6V

ILEAKAGE

RIC

≤ 1K

Sampling

Switch

SS RSS

CHOLD

= DAC Capacitance

VSS

Sampling Switch

567 8 9 10 11

)

VDD

= 120 pF

± 500 nA

Legend: CPIN

ILEAKAGE

RIC

CHOLD

= input capacitance

= threshold voltage

= leakage current at the pin due to

= interconnect resistance

= sampling switch

= sample/hold capacitance (from DAC)

various junctions

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式